Nand2Tetris Questions and Answers Forum

If you have questions about Nand2Tetris projects or software, you are in the right place. Please select a sub-forum and review the posts; there is a good chance that a similar question was previously asked and answered. If not,  post your question, and we will answer it shortly. If you feel like answering some of the questions yourself, feel free. Please avoid posting solutions or solution segments (a few lines of code is fine). It's important to let people have the freedom to build the computer on their own.


Due to a large number of spam posts, you must be a registered member to post to the forum.
123456 ... 57
Topics (1982)
Replies Last Post Views Sub Forum
Restoring LCL and ARG after return from calee function by hemasaad
2
by hemasaad
Chapter 7
Comparison failure at line 2 in testing StackTest.asm by hemasaad
2
by hemasaad
Project 7
Implementation of Program Counter by ashishrao7
1
by cadet1620
Project 5
1-bit register HDL implementation by Jiyda Mint Mohamed M...
11
by canbax
Project 3
Can't figure out syntax error -- by bigmit37
2
by bigmit37
Chapter 1
HDL syntax when using 16-bit buses. by bigmit37
1
by cadet1620
Chapter 1
Setting A value from RAM value by polarbearskill
4
by polarbearskill
Chapter 4
Fill.asm passes automated test, but screen not filling black on Fill.tst by sharonsw
2
by sharonsw
Project 4
Prolog implementation by Sunomis
0
by Sunomis
Chapter 3
Really not understanding Mux4Way16 design by saltycraig
3
by cadet1620
Chapter 1
Having trouble with DMux4way implementation. by bigmit37
1
by cadet1620
Chapter 1
Low-NAND ALU by dgramsey
3
by bjadhav
Chapter 2
Having trouble with mux16 implementation by bigmit37
1
by cadet1620
Chapter 1
Question regarding And16 gate (or any chip uses buses) by bigmit37
1
by cadet1620
Chapter 1
MineSweeper for Hack Platform in Jack by Marco Bellocchi
0
by Marco Bellocchi
Project 9
Opening HardwareSimulator in Linux by drjoe
4
by drjoe
Hardware Simulator
Network Adapter in HDL? by chegde
1
by cadet1620
More Fun to Go
CPU writeM output by moejoe125
6
by moejoe125
Project 5
Problem with the simulator by shubhams
4
by shubhams
Project 1
Thank you for the wonderful course by kraftwerk1611
0
by kraftwerk1611
Users Forum
Project 12 -- lessons learned by kraftwerk1611
0
by kraftwerk1611
Project 12
Verilog implementation and trouble with CPU.tst by AriaK
3
by cadet1620
Other
And Gate malfunction inside DMux8Way Gate? by jorgeh91
2
by cadet1620
Chapter 1
This chip has a circle by Simon van Meygaarden
2
by Simon van Meygaarden
Chapter 3
[Bug] HardwareSimulator comparing fails when formatting is not identical by smoneck
0
by smoneck
Software installation
4way Demux using Demux by cygnus
11
by canbax
Chapter 1
Command-line testing by Simon van Meygaarden
0
by Simon van Meygaarden
Chapter 1
HDL in posts by Simon van Meygaarden
8
by Simon van Meygaarden
Chapter 1
Different Architecure for VMTranslator by Marco Bellocchi
0
by Marco Bellocchi
Project 7
Tests passed using CPUEmulator but issue when submitting via Coursera (solved) by Marco Bellocchi
0
by Marco Bellocchi
Project 7
What error code to return for Math.sqrt() overflow condition? by kraftwerk1611
1
by cadet1620
Project 12
Elementary Cellular Automata demo animation by iSol
6
by cadet1620
Chapter 9
Negating Zero by buster_the_dog
1
by cadet1620
Chapter 2
Expected behavior of Output class by kraftwerk1611
2
by kraftwerk1611
Project 12
Possible to compile Jack to VM to ASM? by gshubert17
3
by cadet1620
Other
123456 ... 57